Electrical Properties of Si p⁺-n Junctions for Sub-0.25 μm CMOS Fabricated by Ga FIB Implantation

Homyar C. Mogul, Andrew J. Steckl, Senior Member, IEEE, and Eti Ganin

Abstract-p+-n junction diodes for sub-0.25 μm CMOS circuits were fabricated using FIB Ga implantation into n-Si (100) substrates with background doping of $N_b = (5-10) \times 10^{15}$ and $N_b^+ = (1-10) \times 10^{17}$ cm⁻³. Implant energy was varied from 2 to 50 keV at doses ranging from 1×10^{13} to 1×10^{15} cm⁻² with different scan speeds. RTA was performed at either 600°C or 700°C for 30 s. Diodes fabricated on N_b⁺ with 10 keV Ga⁺ exhibited a leakage current (I_R) 100× smaller than those fabricated with 50 keV Ga+. Tunneling was determined to be the major current transport mechanism for the diodes fabricated on N_b^+ substrates. An optimal condition for I_R on N_b^+ substrates was obtained at 15 keV/1 \times 10¹⁵ cm⁻². Diodes annealed at 600°C were found to have an I_R 1000× smaller than those annealed at 700°C. I-V characteristics of diodes fabricated on N_b substrates with low energy Ga+ showed no implant energy dependence. I-V's were also measured as a function of temperature from 25 to 200°C. For diodes implanted with 15 keV Ga+ the cross-over temperatures between I_{diff} and I_{g-r} occurred at 106°C for N_b and at 91°C for N_b substrates. A combination of low energy/high dose implantation was found to be advantageous since low energy ions create less damage, which in turn is easier to anneal out.

I. Introduction

EMANDS of shrinking device geometries require that new techniques be designed in order to form ultrashallow p+-n junctions. Shrinkage in the lateral dimensions of the MOSFET design must be accompanied by a corresponding reduction in the vertical dimension, otherwise short channel effects will degrade the subthreshold characteristics as well as the stability of the threshold voltage to gate-length variation. A major issue with shrinking the channel length of a MOSFET is the overlap of the space charge regions associated with the sourcesubstrate and drain-substrate junctions. Since the depletion regions (drain and source) extend deeply into the lightly doped substrate, there is a possibility of bulk punchthrough of the drain to the source when these spacecharge regions overlap. To prevent punchthrough effects in short-channel devices, one has to increase the substrate doping. As the gate length approaches the 0.1 μ m regime, the required junction depth is estimated to be approxi-

Manuscript received March 17, 1993; revised June 4, 1993. The review of this paper was arranged by Associate Editor J. R. Pfiester.

IEEE Log Number 9211172.

mately 30 nm and the required channel doping approaching 10^{18} cm⁻³ [1]. A disadvantage of this high channel doping lies in the fact that the drain current is now dominated by the tunneling mechanism [2], [3].

Focused ion beam (FIB) implantation is a developing technology [4] that has the advantage of localized processing which can tailor the implant conditions for a particular device. FIB implantation, being a direct-write, maskless, and resistless technique, is ideally suited for fast turnaround (albeit low volume) processing. FIB systems are also more flexible than conventional ion implanters with respect to acceleration energy, especially in terms of operating at low energies. Selection of Ga as a p-dopant provides the advantage of fabricating nanoscale junctions at low energies [5] with minor channeling [6], as well as maintaining a low thermal budget. In this paper, we report on the electrical characteristics of p⁺-n shallow junctions fabricated with Ga FIB implantation into substrates with low background resistivity, thereby effectively simulating high channel doping conditions compatible with sub-0.25 μ m CMOS technology.

II. Experimental

n-Si wafers with (100) orientation and background doping (phosphorus) concentration of $(5-10) \times 10^{15}$ cm⁻³ and $(1-10) \times 10^{17}$ cm⁻³ were employed for device fabrication. A thermal oxide of 200 nm was grown to isolate the diodes. A two-mask process was used in conjunction with Al liftoff for the contacts. After liftoff, the Al was sintered at 300°C for 9 min to improve the electrical contact, while still avoiding Al spiking of the junction.

The Ga⁺ ion implantation was performed perpendicular to the substrates using a focused ion beam system. The operation of the FIB system for the purpose of shallow junction fabrication was previously described in [5]. The current density available in FIB implantation depends upon the implantation current and the beam size. Implantations for these experiments were performed with a Ga⁺ current of 300 pA. The beam diameter ranged from 1000 nm for a 5 keV beam to 200 nm for the 50 keV beam, thereby giving a current density ranging between 40 and 1000 mA/cm^2 . An implantation area of $540 \times 540 \ \mu\text{m}^2$ was selected for these experiments as a compromise between implant time and area required for various measurements.

H. C. Mogul and A. J. Steckl are with the Nanoelectronics Laboratory, Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, OH 45221-0030.

E. Ganin is with IBM Corp., East Fishkill Facility, Hopewell Junction, NY 12533-0999.

The experiments were carried out with a Ga liquid metal ion source containing the natural distribution of isotopes and, hence, ionized species [5]. Single serpentine scan was used to provide doses ranging from 1×10^{13} to 1×10^{15} cm $^{-2}$. Implants were also performed with different numbers of scans by changing the pixel dwell time and the exposure time of the implant appropriately. After FIB implantation, all wafers were heat-treated by rapid thermal annealing at 600 °C or 700 °C for 30 s in N_2 to obtain the solid state regrowth of the implanted Si layer and to anneal the damage caused by ion implantation.

I-V and C-V characteristics of the diodes were measured using an HP 4140B pA meter and an HP 4820 C-V meter. The temperature of these measurements was varied from 25 to 200°C to determine the dominant mechanism (i.e., diffusion, generation, or tunneling) contributing to junction leakage current.

The junction depths for the diodes fabricated on the N_b substrate were measured by the spreading resistance profiling (SRP) technique and have been reported earlier [7]. Fig. 1 shows the depth profiles measured by secondary ion mass spectroscopy (SIMS) and SRP techniques on N_{h} substrates in order to estimate the atomic and carrier concentration profiles, the peak concentration depth (R_p) , and the junction depth (x_i) of 15 keV $/1 \times 10^{15}$ cm⁻³ FIB implantation. An R_p and x_i of approximately 15 and 78 nm, respectively, are obtained from the as-implanted SIMS and SRP profiles. R_p as shallow as 2.5 nm [8] for a 2 keV Ga implantation and an $x_i \approx 17$ nm for 4 keV [7] implant have been previously obtained. A systematic study of the dependence of x_i versus implanted Ga energy indicated a nearly linear relationship [7]. Although attempts to measure x_i for implanted energies less than 4 keV proved unsuccessful due to the limitations of the SRP technique, we expect the junction depths for these cases to be between 8 and 14 nm. Based upon the values of x_i obtained for implants on N_b substrates, the corresponding depths of the junctions fabricated on the N_h⁺ substrates are expected to be much shallower.

The value of carrier concentration in Fig. 1 measured by SRP is calculated by assuming an effective value for the hole mobility of B-doped Si, since the hole mobility in shallow layers obtained by low energy Ga implantation is not known. However, the hole mobility of Ga-doped Si has been shown [9], [10] to be at least a factor of 10 times less than that for B-doped Si. Hence, the true carrier concentration is realistically expected to be an order of magnitude higher than indicated in Fig. 1. This conclusion has been experimentally tested by performing a series of electrochemical C-V (ECV) measurements of samples implanted with low energy FIB Ga. The ECV profiles indicate carrier concentration well in the excess of 10^{19} cm⁻³ [11].

III. RESULTS AND DISCUSSION

The effect of substrate concentration on diodes fabricated using FIB Ga implantation under different conditions but with a constant dose of 1×10^{15} cm⁻² and com-




Fig. 1. SIMS and SRP depth profiles for junctions fabricated on $N_{\rm b}$ substrates.

mon annealing conditions of 600°C for 30 s has been investigated. The I-V characteristics of those diodes are shown in Fig. 2. Salient features evident from the figure are: 1) comparison of the 10 keV diodes at -5 V bias indicates that the diode fabricated on the N_{b} substrate has a leakage current 100× smaller than the diode fabricated on the N_b^+ substrate; 2) the leakage current for the N_b^+ diode exhibits a strong dependence on the applied voltage (especially with $V_R > 4$ V), while the N_b diode is fairly immune to the applied reverse bias; and 3) comparison of the N_b⁺ diodes indicates a leakage current approximately $100-500 \times$ smaller for the 10 keV versus the 50 keV diode. The results of Fig. 2 indicate the tunneling effect on the leakage current for diodes fabricated on N_b⁺, due to the high background concentration. The reverse breakdown voltages for the diodes fabricated on the N_b substrates ranged between 100 and 110 V, whereas for the diodes on N_b substrates, the breakdown voltage was measured to be between 12 and 16 V. Evidence of tunneling can be obtained from the temperature dependence of the I-V measurements. Fig. 3 shows the temperature dependence of the junction leakage current for a 10 keV/10¹⁵ cm⁻² diode fabricated on N_b⁺ substrate. It is observed that the leakage current shows a weak temperature dependence which is consistent with the fact that tunneling current (I_{tun}) is relatively insensitive to temperature [12]. Under forward bias, tunneling can also lead to an anomalously high, nonideal current for dopant concentrations greater than 10^{18} cm⁻³ [3]. The tunneling current could be either phonon-assisted or trap-assisted and is also relatively insensitive to temperature. Fig. 4 shows the effect of tem-




Fig. 2. I-V characteristics of diodes fabricated on N_b and N_b⁺ substrates.




Fig. 3. Temperature dependence of I-V characteristics of diodes fabricated on N_b^+ substrate.




Fig. 4. Forward-bias current ($V_F = 0.6 \text{ V}$) as a function of temperature for diode fabricated on N_b^+ substrate.

perature on the forward bias current (I_F) at a fixed bias (V_F = 0.6 V). For the diode fabricated on N_b^+ substrate, I_F increases only slightly between 25 and 100°C. However, a much more rapid increase in I_F is observed as the temperature is increased beyond 100°C. We interpret this behavior to mean that the tunneling mechanism dominates the forward current up to 100°C, while for higher temperatures diffusion and generation mechanisms are dominant. This relation of the forward current versus temperature is consistent with a tunneling current behavior as shown in [12] and [13]. In contrast, for the N_b substrate




Fig. 5. Temperature dependence of $\mathit{I-V}$ characteristics of diodes fabricated on N_b substrate.





Fig. 6. Arrhenius plot for reverse-bias leakage current for Ga-implanted diodes on $N_{\rm b}$ and $N_{\rm b}^+$ substrates.

diode, the forward current increased rapidly from 25°C, indicating the absence of tunneling. The temperature dependence of a 10 keV/ 10^{15} cm⁻² diode fabricated on N_b substrate is shown in Fig. 5. In this case, I_R shows a strong temperature dependence, indicating that the transport is dominated by diffusion and generation mechanisms.

To determine the contribution of diffusion and generation currents to the overall leakage, the log of I_R for the N_b and N_b^+ diodes annealed at 600°C is plotted as a function of the inverse of temperature in Fig. 6 for a fixed V_R of 2 V, where tunneling is not dominant in N_b^+ diodes. The generation current component is dominant up to 91° and 106°C for the diodes fabricated on N_b and N_b^+ substrates, respectively. Both these values compare favorably to B-implanted diodes annealed at 1000°C, which have been reported [14] to have generation current domination up to 110°C.

Fig. 7(a) shows the energy dependence of the leakage current at -5 V for diodes fabricated with different doses and substrate concentrations. Diodes with very low leakage currents can be fabricated on N_b substrates with implant energy as low as 2 keV, indicating the absence of residual damage in the depletion region. For N_b substrates, the leakage current does not vary significantly






Fig. 7. Electrical characteristics as a function of Ga implantation energy for diodes fabricated on N_b and N_b^+ substrates: (a) leakage current ($V_R = 5 \text{ V}$); (b) diode ideality factor.

within the range of implantation energies investigated. For N_b^+ substrates, the salient features obtained from the information in Fig. 7(a) are: 1) the leakage (tunneling) current generally decreases with increasing dose; and 2) a sharp increase in the leakage current is noticed at an implantation energy in the 25–30 keV range for both 1 \times 10¹⁵ and 1 \times 10¹³ cm⁻² doses.

The probable explanation for these characteristics is related to the amorphization dose associated with the experimental conditions. At low energy, the amorphization of the Si lattice is complete for 1×10^{15} cm⁻² dose, and hence the damage is annealed by solid phase epitaxy. The high leakage currents for the lower dose ($<1 \times 10^{15}$ cm⁻²) implants are due to a lack of complete amorphization and thus high residual defect density. On the other hand, the leakage current dependence on the beam energy can be qualitatively explained based on the fact that lower energy implantation creates fewer defects, and hence the damage is easier to anneal. The fewer point defects created per incident ion at low energy prevent the formation of end-of-range dislocation loops, typically observed for high energy implants [15]. Our results, indicating lower tunneling currents at lower implantation energies, are consistent with previously published results [2] for BF_2 implantation, where a 5 keV implant was observed to result in smaller tunneling current than a 15 keV implant. Another reason for the difference in the leakage currents for the two substrates is related to the fact that in the N_b substrate, the p-n junction depletion layer region lies much deeper than in the N_b^+ substrate. Therefore, fewer implantation-induced defects will be incorporated into the depletion layer region for the N_b substrate as compared to the N_b^+ substrate.

It is expected with the scaling of future CMOS VLSI devices that the power supply required for these submicron devices will scale accordingly. Analytical expressions relating the power supply voltage and the device design rules have been obtained and experimentally tested [16]. Based upon these relations, we expect the choice of power supply for junctions such as those reported in this paper to be approximately 1.3 V. The values of I_R at 1.3 V for junctions fabricated in the N_b⁺ substrates at different implantation energies with a dose of 10¹⁵ cm⁻² are also included in Fig. 7(a). The data indicate that the reduction in power supply from 5 to 1.3 V will result in an order of magnitude reduction in leakage current. For example, for diodes implanted with 15 keV Ga⁺ result in $I_R(1.3 \text{ V}) \approx$ 2×10^{-10} A, while $I_R(5 \text{ V}) \approx 3 \times 10^{-9}$ A. This represents an acceptable set of conditions for future CMOS p⁺-n junctions characteristics: heavily doped (10¹⁸ cm⁻³) substrate, shallow junction depth (15-20 nm for 15 keV Ga+ implantation), and moderate leakage current density $(\approx 60-70 \text{ nA/cm}^2).$

Fig. 7(b) plots the ideality factors (n) obtained from diodes implanted at various energies. It is observed that for the diodes fabricated on the heavily doped substrates, n ranges between 1.5 and 2.5, reflecting the nonideal characteristics indicative of the tunneling mechanism [3]; whereas for the diodes fabricated in N_b substrates, values of n are very close to 1.

Fig. 8 shows the I-V profiles for diodes fabricated with an implant energy of 15 keV at doses varying from 1 × 10^{13} to 1×10^{15} cm⁻² on the N_b⁺ substrate. As the dose is increased from 1×10^{13} to 5×10^{13} cm⁻², a decrease in leakage current of 10^3-10^4 is obtained depending on the value of the reverse bias. Fig. 9 summarizes the dependence of leakage current (at 5 V reverse bias) on the implanted dose for different Ga implantation energies on $N_{b} \ and \ N_{b}^{+} \ substrates.$ The main points observed in Fig. 9 are: 1) for the diodes fabricated at 2 keV on either substrate, the leakage current decreases monotonically with increasing dose; 2) at 5 keV, diodes fabricated on the N_b substrate show only a negligible amount of dose dependence; 3) diodes fabricated on the N_b⁺ substrate with 5-15 keV Ga+ implantation show an increase in leakage current as the dose increases from 5×10^{13} to 1×10^{14} cm $^{-2}$. However, a further increase in the dose (1 \times 10 15 cm⁻²) is accompanied by a decrease in leakage current. For example, for implantation with 15 keV Ga^+ , the I_R for the 1×10^{14} cm⁻² dose is approximately $20 \times$ larger than the I_R for a 5 \times 10¹³ cm⁻². Upon increasing the dose




Fig. 8. Dose dependence of $I\!-\!V$ characteristics of diodes fabricated on N_b^+ substrate.





Fig. 9. Leakage current ($V_R = 5 \text{ V}$) as a function of Ga implanted dose for diodes fabricated on N_b and N_b^+ substrates at different energies.



In order to study the effect of scan speed on the electrical characteristics, diodes were also fabricated with 5- $15 \text{ keV}/1 \times 10^{15} \text{ cm}^{-2}$ on an N_b substrate using multiple scans (MS) by changing the dwell time of the implant. The net effect of multiple scans is to change the implantation dose rate. Using MS FIB implantation, defects are not generated continuously at any one location [17], and thus may have enough time to self-anneal to a certain extent until the next scan. In the case of single-scan (SS) FIB implantation, each pixel receives the entire dose continuously with a much-reduced opportunity to self-anneal, thus possibly leading to a higher final damage level. Fig. 10 compares the effect of multiple scans on the I-V characteristics. The data indicate that for reverse bias voltages greater than 5 V, there is no apparent scan speed dependence. At reverse bias <5 V, a change in the leakage current is observed with respect to the scan speed. This could be due to the fact that at lower reverse bias, the depletion width region lies closer to the edge of the implanted region. For most cases, it was observed that the leakage current of MS diodes is lower than that of SS




Fig. 10. I-V characteristics of diodes fabricated on N_b⁺ substrates using single scan and multiple scan Ga implantation at different energies.

diodes. Fig.10 also shows that as the implant energy increases from 5 to 15 keV, the forward characteristics of the N_b^+ diodes become insensitive to the effect of multiple scans. Multiple scan implantations on the N_b substrate resulted in diode I-V characteristics which showed only a very small scan speed dependence as compared to the N_b^+ samples. In general, it is interesting to note that while the number of implant scans are changed significantly, there is not an appreciable difference in the I-V characteristics of the FIB fabricated diodes.

I-V measurements were performed on diodes annealed at two different temperatures to observe the dependence of leakage current on anneal temperature. Fig. 11 compares the I-V characteristic of diodes fabricated on a N_b^+ substrate with $10~\rm keV/1\times10^{15}~\rm cm^{-2}$ Ga implant and annealed at $600^{\circ}\rm C$ and at $700^{\circ}\rm C$ for 30 s. The figure shows that the diode annealed at $700^{\circ}\rm C$ is approximately $1000\times$ leakier than the diode annealed at $600^{\circ}\rm C$. This effect can be attributed to a "reverse anneal," namely, a decrease in the electrical activity of the implanted ions when a certain critical anneal temperature is exceeded. This effect is consistent with the fact that Ga atoms implanted into Si are known to precipitate easily and form




Fig. 11. I–V characteristics of diodes fabricated on N_b^+ substrates under different RTA annealing conditions.




Fig. 12. C-V characteristics of diodes fabricated in N_b and N_b⁺ substrates.

electrically inactive clusters when annealed at higher temperatures (exceeding 600° C) [18], [19]. This behavior was also exhibited by diodes fabricated at 5 and 15 keV, with the leakage current at -5 V for diodes annealed at 600° C being $100-200\times$ smaller than the corresponding diodes annealed at 700° C.

Finally, Fig. 12 shows the capacitance-voltage (C-V) measurements made for diodes fabricated on the two different substrates. As expected under reverse bias, the values of capacitance for the lightly doped substrate are significantly lower than the corresponding values for the N_b^+ substrate. The abrupt nature of these junctions was confirmed by plotting C^{-2} versus V, which yielded a straight line as shown in the inset of Fig. 12.

IV. Conclusions

A systematic study of energy and dose dependence of FIB Ga^+ implanted shallow junctions on Si substrates with a range of background concentrations has been performed. The results indicate that for N_b^+ substrates an optimal implantation condition with regard to the electrical

properties exists at $15~{\rm keV}/1\times10^{15}~{\rm cm}^{-2}$, while for N_b substrates, the I-V characteristics were found to be relatively insensitive to implant energy. The tunneling component of the leakage current dominated the electrical properties of the diodes fabricated on the N_b^+ substrates. A major reason for the difference in the electrical properties between diodes on the two different substrates could arise from the location of defects with respect to the diode depletion region. An RTA anneal of $600^{\circ}{\rm C}/30~{\rm s}$ was determined to provide reduced leakage currents.

REFERENCES

- B. Park, J. Baker, H. Luftman, C. Rafferty, and M. Pinto, "Ultrashallow junctions for ULSI using As implantation and rapid thermal anneal," *IEEE Electron Device Lett.*, vol. 13, p. 507, 1992.
- [2] J. Stork and R. Isaac, "Tunneling in base-emitter junctions," *IEEE Trans. Electron Devices*, vol. 30, p. 1527, 1983.
- [3] G. Hurkx, D. Klaassen, and M. Knuvers, "A new recombination model for device simulation including tunneling," *IEEE Trans. Elec*tron Devices, vol. 39, p. 331, 1992.
- [4] J. Melngailis, "Focused ion beam technology and applications," J. Vac. Sci. Technol., vol. B5, p. 469, 1987.
- [5] A. J. Steckl, H. C. Mogul, and S. M. Mogren, "Ultrashallow Si p+n junction fabrication by low energy Ga focused ion beam implantation," J. Vac. Sci. Technol., vol. B8, p. 1937, 1990.
- [6] A. J. Steckl, H. C. Mogul, S. W. Novak, and C. W. Magee, "Low energy off-axis focused ion beam Ga implantation into Si," J. Vac. Sci. Technol., vol. B9, p. 2916, 1991.
- [7] A. J. Steckl, H. C. Mogul, and S. Mogren, "Electrical properties of nanometer-scale Si p⁺-n junction fabricated by low energy Ga focused ion beam implantation," J. Vac. Sci. Technol., vol. B9, p. 2718, 1991.
- [8] S. W. Novak, C. W. Magee, H. C. Mogul, and A. J. Steckl, "Secondary ion mass spectrometry depth profiling of nanometer-scale p+n junctions fabricated by Ga+ focused ion beam implantation," J. Vac. Sci. Technol., vol. B10, p. 333, 1992.
- [9] M. Tsai, B. Streetman, V. Deline, and C. Evans, "Gallium distribution and electrical activation in Ga implanted Si," J. Electron. Mat., vol. 8, p. 111, 1979.
- [10] Y. Sasaki, K. Itoh, and T. M. Ituishi, "A new experimental determination of relationship between Hall mobility and the hole concentration in heavily doped p-type silicon," Solid-State Electron., vol. 31, p. 5, 1988.
- 31, p. 5, 1988.
 [11] H. C. Mogul, A. J. Steckl, G. Webster, M. Pawlik, and S. Novak, "Electrochemical capacitance-voltage depth profiling of nanometer-scale layers fabricated by Ga FIB implantation into Si," Appl. Phys. Lett., vol. 61, p. 554, 1992.
- [12] G. Li, E. Hackbarth, and T. Chen, "Identification and implication of a perimeter tunneling current component in advanced self-aligned bipolar transistor," *IEEE Trans. Electron Devices*, vol. 35, p. 90, 1009.
- [13] A. Cuthberston and P. Ashburn, "Self-aligned transistors with polysilicon emitters for bipolar VLSI," *IEEE Trans. Electron Devices*, vol. 32, p. 242, 1985.
- [14] J. Lasky, "Rapid isothermal annealing of boron ion implanted junctions," J. Appl. Phys., vol. 54, p. 6009, 1983.
- [15] E. Ganin and A. Marwick, "Is the end-of-range loops kinetics affected by surface proximity or ion beam recoils distribution?" Mat. Res. Soc., vol. 147, p. 13, 1989.
- [16] M. Kakumu, M. Kinugawa, K. Hashimoto, and J. Matsunaga, "Power supply voltage for future CMOS VLSI in half and sub micrometer." in *IEDM Tech. Dig.*, 1986, p. 399.
- crometer," in *IEDM Tech. Dig.*, 1986. p. 399.

 [17] H. Lezec, C. Musil, and J. Melngailis, "Dose-rate effects in focused ion beam implantation of Si into GaAs," *J. Vac. Sci. Technol.*, vol. B9, p. 2709, 1991.
- [18] J. Matsuo, I. Kato, H. Horie, N. Nakayama, and H. Ishikawa, "Abnormal solid solution and activation behavior in Ga-implanted Si(100)," Appl. Phys. Lett., vol. 51, p. 2037, 1987.
- [19] H. C. Mogul, and A. J. Steckl, "Rapid thermal annealing effects on Si p*-n junctions fabricated by low-energy FIB Ga* implantation," *IEEE Electron Device Lett.*, vol. 14, p. 123, 1993.



Homyar C. Mogul is currently a Ph.D. student in the Department of Electrical Engineering at the University of Cincinnati working under the supervision of Dr. Andrew J. Steckl. His research involves using Ga-based focused ion beam (FIB) implantation technology for application in fabrication of sub-quarter micron CMOS technology. His research interests include processing, fabrication and testing of sub-micron devices, silicide technology, characterization, sub-micron lithography, materials processing, flat-panel display de-

vices, Si-based optoelectronics technology, and exploratory structures/devices.

the University of Cincinnati as Ohio Eminent Scholar and Gieringer Professor of Solid State Microelectronics. At Cincinnati he has built the Nanoelectronics Laboratory whose mission is to investigate materials, fabrication techniques, and devices operating at the nanometer level. His research interests include focused ion beam fabrication of Si and compound semiconductor devices, SiC thin-film growth and device fabrication, photoluminescent porous Si and related devices, reactive ion etching, and atomic scale microscopy. His research has resulted in 160 publications and over 190 conference and seminar presentations.



Andrew J. Steckl (S'70-M'73-SM'79) received the B.S.E. degree in electrical engineering from Princeton University, Princeton, NJ, in 1968, and the M.Sc. and Ph.D. degrees from the University of Rochester, Rochester, NY, in 1970 and 1973, respectively.

In 1972, he joined the Honeywell Radiation Center, Lexington, MA, as a Senior Research Engineer, where he worked on new concepts and devices in the area of infrared detection. In 1973, he joined the Technical Staff of the Electronics Re-

search Division of Rockwell International, Anaheim, CA. At Rockwell he was primarily involved in research on charge coupled devices. In 1976, he joined the Electrical, Computer and Systems Engineering Department at Rensselaer Polytechnic Institute in Troy, NY, where he developed a research program in microfabrication of Si devices. In 1981, he initiated the Center for Integrated Electronics, a multi-disciplinary academic center focused on VLSI research and teaching, and served as its director until 1986. In 1988, he joined the Electrical and Computer Engineering Department of



Eti Ganin graduated from the Leningrad Polytechnical Institute, Faculty of Physics and Mechanics, St. Petersburg, former USSR. She received the M.S. and D.Sc. degrees from the Technion-Israel Institute of Technology in Haifa, Materials Engineering Department. Her D.Sc. dissertation, completed in 1984, concerned the nature of bonding between explosively welded copper and its alloys.

She joined IBM, T. J. Watson Research Center as a post-doctoral fellow in 1985, where she was

involved with processing ultrasmall device structures. Her research interests include ultra-shallow junctions for silicon devices, silicide reactions and characterization in VLSI processing. She is also interested in ion implantation damage and dopant interaction related to shallow junction formation. She is currently working as an Advisory engineer in Advanced Logic and SRAM Group, IBM, East Fishkill Facility, New York.

Dr. Ganin is a member of the American Physical Society and the Materials Research Society.