

# Si $p^+ - n$ shallow junction fabrication using on-axis Ga<sup>+</sup> implantation

C.-M. Lin and A. J. Steckl

Center for Integrated Electronics and Department of Electrical, Computer and Systems Engineering,  
Rensselaer Polytechnic Institute, Troy, New York 12180

T. P. Chow

General Electric Company, Corporate Research and Development Center, Schenectady, New York 12301

(Received 29 February 1988; accepted for publication 18 April 1988)

$p^+ - n$  shallow junction fabrication using on-axis Ga implantation into crystalline and preamorphized Si, in conjunction with rapid thermal annealing, is reported. The implants are performed at energies of 50 and 75 keV for doses of 1 and  $3.5 \times 10^{15}/\text{cm}^2$ . Taking advantage of the short Ga projection range, low critical dosage ( $2 \times 10^{14}/\text{cm}^2$ ) needed for amorphizing the implanted layer, and a low anneal temperature (550–600 °C) required to induce solid phase epitaxial regrowth and activate the Ga dopants in excess of its maximum solid solubility in Si, a shallow junction at a depth of 100 nm and with sheet resistance of 150  $\Omega/\square$  was obtained using 75 keV Ga implantation at a dose of  $1 \times 10^{15}/\text{cm}^2$ . The sheet resistance of the Ga-implanted layer can be optimized by adjusting the anneal temperature and time.

In very large scale integration technology, especially for complementary metal-oxide-semiconductor integrated circuits, highly conductive shallow junctions are required for small device fabrication in order to achieve higher packing density and faster switching speed. Shallow  $n^+ - p$  junctions are normally achieved by implanting heavy donor ions, such as As and Sb, because of their smaller projection ranges ( $R_p$ ). For  $p^+ - n$  shallow junctions, the use of B has continued in spite of its long  $R_p$  because of its higher solid solubility in Si and smaller diffusivity in  $\text{SiO}_2$  than those of heavy acceptor ions, such as Ga and In. However, impractically low-energy implants ( $< 10$  keV) and the channeling effect counter the advantages of boron over the heavy ions when a junction depth less than 200 nm is required. Instead of using  $^{11}\text{B}$ ,  $^{49}\text{BF}_2$  has been used to allow higher energy implantation and to reduce the channeling effect.<sup>1</sup> The problems, however, have only been partially resolved, since the channeling tail of the  $\text{BF}_2$  implant is still quite sizable when compared to  $^{69}\text{Ga}$  implants. In addition, the implanted fluorine ions may generate damage<sup>2</sup> which cannot be annealed completely, even at temperature beyond 1000 °C. On the contrary, the channeling effect of Ga implantation is greatly reduced because an amorphous layer is more easily rendered, at a dose of  $2 \times 10^{14}/\text{cm}^2$ . The amorphous layer can be solid phase epitaxially regrown by annealing in a low-temperature regime of 550–600 °C, resulting in a highly activated thin layer in which the free-carrier concentration exceeds the maximum solid solubility of Ga in Si.<sup>3,4</sup> Consequently, a good opportunity exists for using Ga implantation to resolve the problems encountered in shallow junction fabrication using B and/or  $\text{BF}_2$  ion implantations. The problem with Ga diffusivity in  $\text{SiO}_2$  can be eliminated by using photoresist as the mask layer or focused ion beam (FIB) resistless/maskless ion implantation.<sup>5</sup>

In this letter, we report on shallow  $p^+ - n$  junction fabrication using Ga implantation into crystalline Si and amorphized Si rendered by Si preimplant. Generally, for shallow junction fabrication,  $7^\circ$  off-axis implantation is performed to reduce the channeling effect. However, it has recently been reported that for submicron device fabrication, off-axis im-

plantation results in a shadowing effect which causes asymmetric device characteristics and degrades performance.<sup>6,7</sup> Therefore, in this investigation, all the Ga implantations were performed on-axis. Rapid thermal annealing (RTA) was used to activate the implanted ions while minimizing diffusion.

(100) oriented Si wafers with a 3  $\mu\text{m}$  P-doped (1  $\Omega\text{ cm}$ ) epilayer on a Sb-doped  $n^+$  (0.01  $\Omega\text{ cm}$ ) substrate were used. First, an 8 nm  $\text{SiO}_2$  layer was thermally grown on all wafers, and half of these wafers were  $^{28}\text{Si}$  preimplanted, at an implant energy of 80 keV and a dose of  $2 \times 10^{15}/\text{cm}^2$ , to form an 160 nm amorphous layer on the surface of the Si substrate.<sup>8</sup>  $^{69}\text{Ga}$  implants were then performed at energies of 50 and 75 keV, and two different doses of  $1 \times 10^{15}$  and  $3.5 \times 10^{15}/\text{cm}^2$ . The implants were implemented at a current density less than 0.8  $\mu\text{A}/\text{cm}^2$  to avoid ion beam annealing during implantation. All the wafers were subsequently heat treated by rapid thermal annealing (RTA) using an A. G. Associates Heatpulse 410 system at annealing temperatures between 550 and 1000 °C for 10–90 s. The Ga-implanted atomic concentration profiles before and after RTA treatment were characterized by secondary ion mass spectrometry (SIMS) using the Cameca IMS-3f system with a 10.5 keV  $\text{O}_2^+$  ion beam. A comparison between as-implanted gallium SIMS profiles with and without Si preimplant is shown in Fig. 1(a) at a dose of  $1 \times 10^{15}/\text{cm}^2$  for both 50 and 75 keV Ga implants. Channeling tails, because of the on-axis implant, are present in the Ga-implanted samples without Si preimplant, but much reduced in the samples with Si preimplant. The SIMS profiles of Ga-implanted samples (with and without Si preimplant), after RTA treatments at 600 °C for 30 s or 900 °C for 10 s, are plotted in Fig. 1(b). In samples RTA annealed at 600 °C for 30 s, with and without Si preimplant, there is no perceptible movement of the Ga SIMS profiles from the as-implanted samples. The sheet resistance and junction depth of the Ga-implanted thin layers, which can be obtained from four-point probe (FPP) and spreading resistance profiling (SRP) measurements,<sup>9</sup> are 200  $\Omega/\square$  and 120 nm for the sample with Si preimplant, and 370  $\Omega/\square$  and 150 nm for the sample without Si preimplant. Lower sheet resis-




FIG. 1. SIMS profiles of Ga-implanted samples at 50 and 75 keV with a dose of  $1 \times 10^{15}/\text{cm}^2$ . (a) As-implanted samples and (b) 75 keV Ga-implanted samples, preamorphized and nonpreamorphized, after RTA at 600 and 900 °C.

tance is generally obtained for samples with Si preimplant for which the Ga activation was enhanced. After RTA treatment at 900 °C for 10 s, Ga diffused into Si, resulting in deeper junctions. This was especially pronounced for the sample without Si preimplant where the diffusion of the channeling tail was enhanced, as shown in Fig. 1(b). Junction depths of 140 and 200 nm and sheet resistances of 295 and 535  $\Omega/\square$  are obtained after RTA for the samples with and without Si preimplant, correspondingly. As reported by Harrison *et al.*,<sup>3</sup> these larger sheet resistances are due to the precipitation of Ga ions in Si at the higher temperature anneal.

Rutherford backscattering spectrometry (RBS) in the channeling mode was performed with a 2 MeV  $\text{He}^+$  ion beam. From the aligned spectra of the as-implanted samples shown in Figs. 2(a) and 2(b), amorphous layers of 175 and 120 nm are measured to have been produced by the Ga implantation, with and without Si preimplant, respectively. The amorphous layers of both samples with and without Si preimplant were regrown by RTA at 600 °C for 30 s, and the activated Ga percentage is estimated to be about 75%, after




FIG. 2. RBS/channeling random and aligned spectra for on-axis Ga-implanted samples, at the energy and dose of 75 keV and  $1 \times 10^{15}/\text{cm}^2$ . (a) Preamorphized sample before and after 600 °C, 30 s RTA and (b) nonpreamorphized sample before and after 600 °C, 30 s RTA.

anneal. As compared to the sample with Si preimplant, a higher backscattering peak shown in the Si surface of the sample without Si preimplant implies that the regrowth was less complete. This is consistent with the higher sheet resistance for the samples without preimplant as compared to the preamorphized samples. However, as shown in Fig. 2(a), an end-of-range damage region due to the Si preimplant is not fully annealed, leading to another backscattering peak in the aligned spectrum. RBS in channeling mode was also performed for the Ga-implanted samples annealed at 900 °C for 10 s. Compared to the aligned spectra of samples annealed at 600 °C, although the damage of the implanted layer is reduced, a higher Ga backscattering peak was observed for the 900 °C RTA, which confirmed the occurrence of the Ga precipitation in Si.

Figure 3 shows the sheet resistance of samples implanted with 75 keV Ga at a dose of  $1 \times 10^{15}/\text{cm}^2$  (with and without Si preimplant) as a function of annealing temperature. Generally, the sheet resistance of the samples with Si preimplant is lower than those of the samples without Si preimplant. The lowest sheet resistance obtained is 150  $\Omega/\square$  for the samples with Si preimplant annealed at 550 °C for 30 s, while the lowest value obtained for the samples without Si preimplant is 220  $\Omega/\square$  after annealing at 700 °C for 30 s. Optimization of the sheet resistance by RTA annealing the sample in the 550–600 °C temperature regime was attempted by varying the anneal time from 15 to 90 s. The results, shown in the inset to Fig. 3, reveal no significant difference in sheet resistance with annealing time. This implies that the amorphous layers can be regrown, and the implanted Ga ions can be highly activated, with a low-temperature anneal in a short period of time of less than 15 s.

For B- and  $\text{BF}_2$ -implanted samples, lower sheet resistance is usually achieved by activating the impurities at higher annealing temperature, which in turn results in a deeper junction. Therefore, in practice, a trade-off between sheet resistance and junction depth is necessary. An example of a 49 keV  $\text{BF}_2$  implant at 7° off-axis reported by Wu *et al.*<sup>1</sup> is plotted in Fig. 4. At annealing temperatures of 550–600 °C,




FIG. 3. Sheet resistance of the Ga-implanted samples vs RTA anneal temperature. The implant energy and dose are 75 keV and  $1 \times 10^{15}/\text{cm}^2$ , respectively. The inset shows the sheet resistance of the Ga-implanted samples annealed at 550 and 600 °C as a function of annealing time.




FIG. 4. Sheet resistance vs junction depth for the 75 keV on-axis Ga-implanted sample at a dose of  $1 \times 10^{15}/\text{cm}^2$  after RTA treatment at various temperatures. The data for the 49 keV,  $7^\circ$  off-axis  $\text{BF}_2$  implantation at a dose of  $2 \times 10^{15}/\text{cm}^2$  (see Ref. 1) are included for comparison.

although the junction depth is reduced to less than 150 nm, the sheet resistance increased substantially, to above  $300 \Omega/\square$ . By comparison, Ga-implanted samples exhibit a different relationship between sheet resistance and junction depth. In this case, by decreasing the annealing temperature to the range of  $550\text{--}600^\circ\text{C}$ , not only can one obtain a shallow junction since no thermal diffusion will occur, but also a low sheet resistance can be achieved because of the implanted Ga ions being highly activated through the solid phase epitaxial regrowth of the implanted amorphous layer. For the 75 keV Ga-implanted samples at the dose of  $1 \times 10^{15}/\text{cm}^2$ , also shown in Fig. 4, one can obtain both a shallow junction depth of 100 nm and a low sheet resistance of  $150 \Omega/\square$  for the sample with Si preimplant annealed at  $550^\circ\text{C}$  for 30 s.

In summary, shallow junction fabrication by on-axis Ga implantation into crystalline and preamorphized Si has been investigated. Unlike boron, which requires high temperature to obtain high activation percentage, to activate the implanted Ga impurities only a low-temperature annealing in the  $550\text{--}600^\circ\text{C}$  range for 15 s is necessary. A junction depth of 100 nm with a sheet resistance of  $150 \Omega/\square$  was achieved in

the 75 keV Ga-implanted sample with Si preimplant. From the Ga SIMS profiles of samples implanted at energies of 50 and 75 keV, the junction depth is observed to be proportionally reduced by reducing the implantation energy. Comparing samples with and without Si preimplant, it has been observed that the sheet resistance is lower and the junction depth is smaller for the samples with Si preimplant since the preimplant eliminates the channeling tail and enhances the dopant activation. However, from the RBS/channeling spectrum of the sample with Si preimplant annealed at  $600^\circ\text{C}$  for 30 s, it has been seen that the end-of-range damage caused by Si preimplant is not completely annealed. This may affect the junction electrical characteristics, such as leakage current and breakdown voltage. The quality of the highly activated shallow Ga-implanted  $p^+n$  junctions is currently under investigation.

This work was partially supported at Rensselaer by the Semiconductor Research Corporation. The authors wish to thank G. A. Smith of General Electric Co. for the SIMS measurements, and Professor H. Bakhru and Dr. S. Hashimoto of SUNY Albany for the RBS measurements.

<sup>1</sup>J.-W. Wu, R. T. Fulks, and J. C. Mikkelsen, Jr., *J. Appl. Phys.* **60**, 2422 (1986).

<sup>2</sup>C. Carter, W. Maszara, D. K. Sadana, G. A. Rozgonyi, J. Liu, and J. Wortman, *Appl. Phys. Lett.* **44**, 459 (1984).

<sup>3</sup>H. B. Harrison, S. S. Iyer, G. A. Sai-Halasz, and S. A. Cohen, *Appl. Phys. Lett.* **51**, 992 (1987).

<sup>4</sup>J. Matsuo, I. Kato, H. Horie, N. Nakayama, and H. Ishikawa, *Appl. Phys. Lett.* **51**, 2037 (1987).

<sup>5</sup>C.-M. Lin, A. J. Steckl, and T. P. Chow, *J. Vac. Sci. Technol.* (to be published).

<sup>6</sup>J. R. Pfeister and F. K. Baker, *Tech. Dig. IEDM 87CH2515-5*, 51 (1987).

<sup>7</sup>T. Y. Chan, A. T. Wu, P. K. Ko, C. Hu, and R. R. Razouk, *IEEE Electron Device Lett.* **EDL-7**, 16 (1986).

<sup>8</sup>S. D. Brotherton, J. P. Gowers, N. D. Young, J. B. Clegg, and J. R. Ayres, *J. Appl. Phys.* **60**, 3567 (1986).

<sup>9</sup>Spreading resistance profiling and four-point probe measurements were performed at Solecon Labs, 2241 Paragon Drive, San Jose, CA 95131-1307.